



## MODULE DESCRIPTION FORM

### نموذج وصف المادة الدراسية

| Module Information                 |                           |                      |                                                                                                                                                                                                                                                     |                                   |
|------------------------------------|---------------------------|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|
| معلومات المادة الدراسية            |                           |                      |                                                                                                                                                                                                                                                     |                                   |
| Module Title                       | Digital Logic Design      |                      | Module Delivery                                                                                                                                                                                                                                     |                                   |
| Module Type                        | Core                      |                      | <input checked="" type="checkbox"/> Theory<br><input checked="" type="checkbox"/> Lecture<br><input checked="" type="checkbox"/> Lab<br><input type="checkbox"/> Tutorial<br><input type="checkbox"/> Practical<br><input type="checkbox"/> Seminar |                                   |
| Module Code                        | CYS105                    |                      |                                                                                                                                                                                                                                                     |                                   |
| ECTS Credits                       | 5                         |                      |                                                                                                                                                                                                                                                     |                                   |
| SWL (hr/sem)                       | 125                       |                      |                                                                                                                                                                                                                                                     |                                   |
| Module Level                       | 1                         | Semester of Delivery |                                                                                                                                                                                                                                                     | 1                                 |
| Administering Department           | Dept. of Cybersecurity    |                      | College                                                                                                                                                                                                                                             | College of Information Technology |
| Module Leader                      | Dr. Omar Salah F. Shareef |                      | e-mail                                                                                                                                                                                                                                              | omar.alshareef@uofallujah.edu.iq  |
| Module Leader's Acad. Title        | Asst. Prof.               |                      | Module Leader's Qualification                                                                                                                                                                                                                       | Ph.D.                             |
| Module Tutor                       | Dr. Omar Salah F. Shareef |                      | e-mail                                                                                                                                                                                                                                              | omar.alshareef@uofallujah.edu.iq  |
| Peer Reviewer Name                 | Dr. Ahmad AlSabhany       |                      | e-mail                                                                                                                                                                                                                                              | ahmad.alsabhany@uofallujah.edu.iq |
| Scientific Committee Approval Date | 25-5-2026                 |                      | Version Number                                                                                                                                                                                                                                      | 1.0                               |

| Relation with other Modules       |      |          |  |
|-----------------------------------|------|----------|--|
| العلاقة مع المواد الدراسية الأخرى |      |          |  |
| Prerequisite module               | None | Semester |  |
| Co-requisites module              | None | Semester |  |

## Module Aims, Learning Outcomes and Indicative Contents

### أهداف المادة الدراسية ونتائج التعلم والمحتويات الإرشادية

|                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|-------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Module Objectives</b><br><b>أهداف المادة الدراسية</b>                | <ul style="list-style-type: none"> <li>Teaching the student the basic concepts of digital logic circuits.</li> <li>Equipping the student with skills to discuss and solve practical problems related to the topic of digital logic circuits.</li> <li>The connection between theoretical concepts and practical applications.</li> <li>Understand Number Systems: Master binary, hexadecimal, and octal number systems, arithmetic operations (addition, subtraction), and error-detecting/correcting codes.</li> <li>Master Boolean Algebra and Simplification: Utilize Boolean algebra and Karnaugh map techniques to simplify logic functions and minimize circuit complexity.</li> <li>Design Combinational Circuits: Analyze and design circuits where outputs depend solely on current inputs, such as adders, subtractors, decoders, encoders, and multiplexers.</li> <li>Design Sequential Circuits: Design and analyze circuits with memory, including latches, flip-flops, and registers.</li> <li>Apply Logic Gate Technologies: Understand the characteristics of different logic gate families and their practical implementation in digital systems.</li> </ul> |
| <b>Module Learning Outcomes</b><br><b>مخرجات التعلم للمادة الدراسية</b> | <ul style="list-style-type: none"> <li>Show Understanding of the numbering systems and conversion between them</li> <li>Explore various methods for logic function minimization</li> <li>Describe the differences between sequential and combinational logic circuits.</li> <li>Differentiate between different logic gates and their functions.</li> <li>Analyze the combinational and sequential circuits</li> <li>Design various combinational and sequential circuits</li> <li>Implement combinational and sequential circuits.</li> <li>Apply the logic principles to the circuit design.</li> <li>Use simulation tools to simulate various logic circuits.</li> <li>Present solutions to some digital circuit designs.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| <b>Indicative Contents</b><br><b>المحتويات الإرشادية</b>                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |

## Learning and Teaching Strategies

### استراتيجيات التعلم والتعليم

|                   |                                                                                                                                                                                                                                                                                    |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Strategies</b> | <ol style="list-style-type: none"> <li>Show Understanding the numbering systems and conversion between them.</li> <li>Define the various methods for logic function minimization.</li> <li>Describe the differences between sequential and combinations logic circuits.</li> </ol> |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

| Student Workload (SWL)                                                  |     |                                                                    |   |
|-------------------------------------------------------------------------|-----|--------------------------------------------------------------------|---|
| الحمل الدراسي للطلاب محسوب لـ ١٥ اسبوعا                                 |     |                                                                    |   |
| Structured SWL (h/sem)<br>الحمل الدراسي المنتظم للطلاب خلال الفصل       | 63  | Structured SWL (h/w)<br>الحمل الدراسي المنتظم للطلاب أسبوعيا       | 4 |
| Unstructured SWL (h/sem)<br>الحمل الدراسي غير المنتظم للطلاب خلال الفصل | 62  | Unstructured SWL (h/w)<br>الحمل الدراسي غير المنتظم للطلاب أسبوعيا | 4 |
| Total SWL (h/sem)<br>الحمل الدراسي الكلي للطلاب خلال الفصل              | 125 |                                                                    |   |

| Module Evaluation     |              |             |                  |          |                           |
|-----------------------|--------------|-------------|------------------|----------|---------------------------|
| تقييم المادة الدراسية |              |             |                  |          |                           |
|                       |              | Time/Number | Weight (Marks)   | Week Due | Relevant Learning Outcome |
| Formative assessment  | Assignments  | 2           | 10% (10)         | 5 and 10 | All                       |
|                       | Quiz         | 1           | 10% (10)         | 4        | LO #1 - #3                |
|                       | Quiz         | 1           | 10% (10)         | 9        | LO #4 - #6                |
|                       | Report       | 1           | 10% (10)         | 13       | LO #6 - #8                |
| Summative assessment  | Midterm Exam | 2hr         | 10% (10)         | 7        | LO #1 - #4                |
|                       | Final Exam   | 3hr         | 50% (50)         | 16       | All                       |
| Total assessment      |              |             | 100% (100 Marks) |          |                           |

| Delivery Plan (Weekly Syllabus) |                                  |
|---------------------------------|----------------------------------|
| المنهاج الاسبوعي النظري         |                                  |
|                                 | Material Covered                 |
| Week 1                          | Introduction of Numbering system |
| Week 2                          | Number System Operations         |
| Week 3                          | Binary Arithmetic                |
| Week 4                          | Logic Gats                       |
| Week 5                          | simplify Boolean logic           |
| Week 6                          | Boolean logic expression         |
| Week 7                          | Karnaugh map                     |
| Week 8                          | Midterm                          |
| Week 9                          | Combinational Logic              |

|                |                                  |
|----------------|----------------------------------|
| <b>Week 10</b> | Decoders & Encoders              |
| <b>Week 11</b> | Multiplexers & Demultiplexers    |
| <b>Week 12</b> | Flip-Flop                        |
| <b>Week 13</b> | Shift Register                   |
| <b>Week 14</b> | Binary Counter                   |
| <b>Week 15</b> | Course Revision and Final Review |

| <b>Delivery Plan (Weekly Lab. Syllabus)</b><br><b>المنهاج الاسبوعي للمختبر</b> |                                                                                                                                  |
|--------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
|                                                                                | <b>Material Covered</b>                                                                                                          |
| <b>Week 1</b>                                                                  | Introduction to the laboratory environment. Number system conversions between Decimal, Binary, Octal, and Hexadecimal.           |
| <b>Week 2</b>                                                                  | Arithmetic operations in different number systems: binary addition, subtraction, multiplication, and division.                   |
| <b>Week 3</b>                                                                  | Binary arithmetic using signed and unsigned numbers, 1's complement and 2's complement representation.                           |
| <b>Week 4</b>                                                                  | Introduction to logic gates. Constructing and testing NOT, AND, OR, NAND, NOR, XOR, and XNOR circuits using simulation software. |
| <b>Week 5</b>                                                                  | Verification of Boolean identities and DeMorgan's laws using logic gate circuits.                                                |
| <b>Week 6</b>                                                                  | Implementing Boolean expressions using logic gates and verifying outputs through truth tables.                                   |
| <b>Week 7</b>                                                                  | Simplification of Boolean expressions using Karnaugh Maps (2-variable, 3-variable, and 4-variable K-Maps).                       |
| <b>Week 8</b>                                                                  | Midterm Practical Examination.                                                                                                   |
| <b>Week 9</b>                                                                  | Design and simulation of combinational logic circuits from truth tables and Boolean expressions.                                 |
| <b>Week 10</b>                                                                 | Design and implementation of Encoders and Decoders using logic gates and simulation software.                                    |
| <b>Week 11</b>                                                                 | Design and implementation of Multiplexers and Demultiplexers and their practical applications.                                   |
| <b>Week 12</b>                                                                 | Implementation and testing of SR, JK, D, and T Flip-Flops using simulation software.                                             |
| <b>Week 13</b>                                                                 | Design and simulation of Shift Registers for serial and parallel data transfer.                                                  |
| <b>Week 14</b>                                                                 | Design and implementation of asynchronous and synchronous Binary Counters.                                                       |
| <b>Week 15</b>                                                                 | Integrated digital system design exercise and comprehensive practical review.                                                    |

## Learning and Teaching Resources

### مصادر التعلم والتدريس

|                          | Text                                                      | Available in the Library? |
|--------------------------|-----------------------------------------------------------|---------------------------|
| <b>Required Texts</b>    | Digital Electronic, Floyd, Eleventh Edition               | Yes                       |
| <b>Recommended Texts</b> | Introduction to Logic design, B. Marcovitz, Third Edition | Yes                       |
| <b>Websites</b>          |                                                           |                           |

## Grading Scheme

### مخطط الدرجات

| Group                               | Grade                   | التقدير             | Marks %  | Definition                            |
|-------------------------------------|-------------------------|---------------------|----------|---------------------------------------|
| <b>Success Group<br/>(50 - 100)</b> | <b>A</b> - Excellent    | امتياز              | 90 - 100 | Outstanding Performance               |
|                                     | <b>B</b> - Very Good    | جيد جدا             | 80 - 89  | Above average with some errors        |
|                                     | <b>C</b> - Good         | جيد                 | 70 - 79  | Sound work with notable errors        |
|                                     | <b>D</b> - Satisfactory | متوسط               | 60 - 69  | Fair but with major shortcomings      |
|                                     | <b>E</b> - Sufficient   | مقبول               | 50 - 59  | Work meets minimum criteria           |
| <b>Fail Group<br/>(0 – 49)</b>      | <b>FX</b> – Fail        | راسب (قيد المعالجة) | (45-49)  | More work required but credit awarded |
|                                     | <b>F</b> – Fail         | راسب                | (0-44)   | Considerable amount of work required  |
|                                     |                         |                     |          |                                       |

**Note:** Marks Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.